Presentation + Paper
23 March 2020 New approaches to physical verification closure and cloud computing come to the rescue in the EUV era
Author Affiliations +
Abstract
As the semiconductor industry strives to keep Moore’s Law moving forward, companies are continually confronted with new and mounting challenges. The use of fin field-effect transistors (finFETs) and the recent introduction of gate-allaround (GAA) finFETs present questions of performance, scalability, and variation resilience that have yet to be fully resolved. The need for multi-patterning, which has been in place since the 22 nm node, is not going away, even with the introduction of extreme ultraviolet (EUV) lithography. Complex fill requirements have emerged as a critical success factor in both manufacturability and performance in leading-edge nodes. These factors, among others, have created significant impacts across the electronic design automation (EDA) design-to-tapeout ecosystem, particularly in physical verification. In response, EDA suppliers constantly evaluate and experiment with the design information they receive from both design houses and foundries, and often establish collaborative projects, to assess the impact of changing technology, and to develop and implement new functionality and new tools that reduce or eliminate time and resource impacts while ensuring accuracy and full coverage. Replacing inefficient, less precise verification processes with smarter, more accurate, faster, and more efficient functionality helps maintain, and even grow, both the bottom line and product quality in the face of increasing technological complexity.
Conference Presentation
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John Ferguson "New approaches to physical verification closure and cloud computing come to the rescue in the EUV era", Proc. SPIE 11328, Design-Process-Technology Co-optimization for Manufacturability XIV, 113280W (23 March 2020); https://doi.org/10.1117/12.2551262
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clouds

Electronic design automation

System on a chip

Extreme ultraviolet

Error analysis

Fin field effect transistors

Manufacturing

RELATED CONTENT

User-friendly design approach for analog layout design
Proceedings of SPIE (March 28 2017)
Edge placement errors in EUV from aberration variation
Proceedings of SPIE (October 16 2017)
Integration via 3rd dimension: 3D power scaling
Proceedings of SPIE (October 03 2018)
Design-process integration and shared red bricks
Proceedings of SPIE (July 12 2002)
Foundry technology trend
Proceedings of SPIE (September 03 1998)

Back to Top