Presentation
30 April 2023 Extending design technology co-optimization from technology launch to HVM
Le Hong, Fan Jiang, Yuansheng Ma, Srividya Jayaram, Joe Kwan, Haizhou Yin, Xiaoyuan Qi, Junjiang Lei
Author Affiliations +
Abstract
Modern semiconductor design to fabrication process mainly relies on intra-module validation mechanism to prevent the propagation of systematic defects, such as DRC signing off physical design, OPC Verification validating OPC solution, metrology and inspection gauging the process, and physical failure analysis confirmation of electrical diagnosis. The inter-module information exchange and co-optimization typically happen during the early process and technology development stage via Design-Technology Co-optimization (DTCO). Later into the advanced node’s lifecycle, such co-optimization is facilitated by traditional techniques like Design For Manufacturability (DFM) and Litho Friendly Design (LFD). This talk will present methodologies and infrastructure necessary to feed pre-silicon design data and intelligence forward into the manufacturing process and feed manufacturing information back, post-silicon, to inform the design process.
Conference Presentation
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Le Hong, Fan Jiang, Yuansheng Ma, Srividya Jayaram, Joe Kwan, Haizhou Yin, Xiaoyuan Qi, and Junjiang Lei "Extending design technology co-optimization from technology launch to HVM", Proc. SPIE 12495, DTCO and Computational Patterning II, 124950G (30 April 2023); https://doi.org/10.1117/12.2658652
Advertisement
Advertisement
KEYWORDS
Manufacturing

Analytics

Design for manufacturability

Failure analysis

Optical proximity correction

Design for manufacturing

Inspection

Back to Top