Paper
5 June 2024 An improved current comparator with digital feedback
Cheng Zhou, Fanchao Zhou, Jinhui Liang, Jiangping He
Author Affiliations +
Proceedings Volume 13163, Fourth International Conference on Mechanical, Electronics, and Electrical and Automation Control (METMS 2024); 1316338 (2024) https://doi.org/10.1117/12.3030707
Event: International Conference on Mechanical, Electronics, and Electrical and Automation Control (METMS 2024), 2024, Xi'an, China
Abstract
Based on the DB HiTek 0.18 CMOS process, this paper presents an improved dynamic current comparator. This circuit operates effectively under a power supply voltage of 1.2V with an error margin of ±10%. By employing digital logic feedback technology, the comparator's output is latched after the comparison, and a logic circuit controls the comparator's shutdown. The circuit only consumes dynamic power, reducing the average power consumption. Using Cadence software for simulation, the results indicate that the improved current comparator achieves a comparison accuracy of 50nA, dynamic power consumption of 126uw, average power consumption ranging from 10% to 80% of dynamic power, a delay of 10.55 ns, and is minimally affected by process variations. It is suitable for low-voltage, low-power current-mode integrated circuits.
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Cheng Zhou, Fanchao Zhou, Jinhui Liang, and Jiangping He "An improved current comparator with digital feedback", Proc. SPIE 13163, Fourth International Conference on Mechanical, Electronics, and Electrical and Automation Control (METMS 2024), 1316338 (5 June 2024); https://doi.org/10.1117/12.3030707
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Power consumption

Logic

Transistors

Mirrors

Digital electronics

Control systems

Digital electronic circuits

Back to Top