MaxVideo 200: a pipeline image processing architecture for performance-demanding applications

Glen L. Ahearn

doi:10.1117/12.200800

31 January 1995 MaxVideo 200: a pipeline image processing architecture for performance-demanding applications

Glen L. Ahearn

Proceedings Volume 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities; (1995) https://doi.org/10.1117/12.200800
Event: 23 Annual AIPR Workshop: Image and Information Systems: Applications and Opportunities, 1994, Washington, DC, United States

Abstract

A variety of hardware architectures have been used to address image processing needs including general purpose processors (CPUs, array processors, and DSPs), parallel processors, and pipeline processors. In performance-demanding imaging applications a pipeline processing architecture, such as MaxVideo 200, has some distinct advantages. MaxVideo 200 is a pipeline processing architecture designed by Datacube for a variety of image processing applications. It consists of many different `algorithmically specific' processing sections that may be used to process the image in stages. These processing sections all operate at a 20 MHz, synchronous rate. Each processing section performs its operation (convolution, arithmetic operation, look-up table, etc...) in a fixed, integer number of clock cycles. The time it takes for each processing section to perform its function is known as pipeline delay. Since the pipeline delay of each section is fixed, the cumulative delay of passing the image data through multiple processing sections can be calculated. This cumulative delay can then be compensated for within the memory architecture of the MaxVideo 200. The memory architecture of the MaxVideo 200 also operates on the same synchronous 20 MHz clock as the processing section. By controlling when the memory acquires the image data after it has been processed, the image may be `realigned' in memory for display or further processing.

Citation Download Citation

Glen L. Ahearn "MaxVideo 200: a pipeline image processing architecture for performance-demanding applications", Proc. SPIE 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities, (31 January 1995); https://doi.org/10.1117/12.200800

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
4 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Image processing

Clocks

Cameras

Imaging systems

Surgery

Inspection

Machine vision

Show All Keywords

Keywords/Phrases

Search In:

Publication Years