Paper
27 August 1999 Defect detection strategies for chemical-mechanical polishing process in shallow-trench isolation applications
Jane J. Li, Albert H. Liu, Scott S. Hiemke
Author Affiliations +
Abstract
Shallow trench isolation (STI) process has become an architectural requirement for sub 0.25 micron device rules, as localized oxidation of silicon (LOCOS) does not deliver the benefits from smaller design rule. The challenge of STI is not only typically to planarize a high-density plasma oxide and SiN using CMP (Chemical Mechanical polish) process in the same time, but also to reduce STI process associated defects, which could cause yield loss and reliability issues. In a typical CMOS fabrication flow, STI module is usually the very first process module in the whole process. Therefore, detect, characterize, and reduce the STI CMP related defect is very important. Because it is not only to improve yield and reliability, but also to reduce the background noise in defect monitoring for the rest of the front-end processes lines. A methodology for in-line STI defect identification, reduction using KLA array mode and AIT with RMBT, has been developed for yield enhancement at VLSI/Philips. This paper also details the implementation of in-line defect inspection in STI process module. STI CMP process parameters related to the defects have been investigated to improve yield and reliability.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jane J. Li, Albert H. Liu, and Scott S. Hiemke "Defect detection strategies for chemical-mechanical polishing process in shallow-trench isolation applications", Proc. SPIE 3884, In-Line Methods and Monitors for Process and Yield Improvement, (27 August 1999); https://doi.org/10.1117/12.361347
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Chemical mechanical planarization

Polishing

Inspection

Defect inspection

Semiconducting wafers

Head

Defect detection

Back to Top