Adaptive packet switch with an optical core (demonstrator)

Ahmad Abdo; Vadim Bishtein; Stewart A. Clark; Pino Dicorato; David T. Lu; Sofia A. Paredes; Sareh Taebi; Trevor J. Hall

doi:10.1117/12.567581

16 November 2004 Adaptive packet switch with an optical core (demonstrator)

Ahmad Abdo, Vadim Bishtein, Stewart A. Clark, Pino Dicorato, David T. Lu, Sofia A. Paredes, Sareh Taebi, Trevor J. Hall

Proceedings Volume 5579, Photonics North 2004: Photonic Applications in Telecommunications, Sensors, Software, and Lasers; (2004) https://doi.org/10.1117/12.567581
Event: Photonics North, 2004, Ottawa, Ontario, Canada

Abstract

In this paper, a three-stage packet switch architecture is implemented consisting of a reconfigurable optical center stage surrounded by two electronic buffering stages grouped into sectors to ease contention. A Flexible Bandwidth Provision algorithm is used to change the configuration of the optical center stage to form the requested bandwidth desired by incoming traffic. The switch is modeled by a bipartite graph built from the service matrix. The bipartite graph is decomposed by solving an edge-coloring problem and the resulting permutations are used to configure the central stage removing the requirement for a per-time slot scheduler. Flexible Bandwidth Provision (FBP) algorithm requires dynamically reconfigurable technology readily available in programmable logic devices. The designed packet switch being a collection of discrete entities is most easily implemented on separate programmable logic devices forming electronic “islands” interconnected by photonics technology. The demonstrator itself contains 64 inputs and 64 outputs with reconfigurable central stage crossbars. The switch is a collection of input and output sectors each implemented on a single FPGA. Each sector is an 8 x 8 sub-switch with shared buffer memory. The interface between the sectors and the central stage will use VCSEL technology for O-E-O conversion. The input sectors together with the central stage form the adaptive portion of the switch configured by an embedded soft-core processor implementing the FBP algorithm of which is entity are located on an Ethernet local area network. This switching architecture has also been simulated and results show that this architecture result in a dramatic reduction of complexity, at the price of only a modest spatial speed-up (<2).

Citation Download Citation

Ahmad Abdo, Vadim Bishtein, Stewart A. Clark, Pino Dicorato, David T. Lu, Sofia A. Paredes, Sareh Taebi, and Trevor J. Hall "Adaptive packet switch with an optical core (demonstrator)", Proc. SPIE 5579, Photonics North 2004: Photonic Applications in Telecommunications, Sensors, Software, and Lasers, (16 November 2004); https://doi.org/10.1117/12.567581

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available