Paper
23 September 2009 Effect of SRAF placement on process window for technology nodes that uses variable etch bias
Author Affiliations +
Abstract
As technology advances to 45 nm node and below, the induced effects of etch process have an increasing contribution to the device critical dimension error budget. Traditionally, original design target shapes are drawn based on the etch target. During mask correction, etch modeling is essential to predict the new resist target that will print on the wafer. This step is known as "Model Based Retargeting" (MBR). During the initial phase of process characterization, the sub-resolution assist features (SRAF) are optimized whether based on the original design target shapes or based on a biased version of the design target (resist target). The goal of the work is to study the different possibilities of SRAF placement to maximize the accuracy and process window immunity of the final resist contour image. We will, statistically, analyze and compare process window simulation results due to various SRAFs placements by changing the reference layer used during placement.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ahmed M. Seoud and Tamer M. Tawfik "Effect of SRAF placement on process window for technology nodes that uses variable etch bias", Proc. SPIE 7488, Photomask Technology 2009, 74883M (23 September 2009); https://doi.org/10.1117/12.829742
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
SRAF

Etching

Photovoltaics

Optical proximity correction

Resolution enhancement technologies

Photomasks

Photoresist processing

RELATED CONTENT

RET selection on state-of-the-art NAND flash
Proceedings of SPIE (March 18 2015)
Alternating PSM for sub-60-nm DRAM gate single exposure
Proceedings of SPIE (October 20 2006)
Hotspot fixing using ILT
Proceedings of SPIE (March 22 2011)
0.31k1 ArF lithography for 70-nm DRAM
Proceedings of SPIE (May 04 2005)
Reducing shot count through optimization-based fracture
Proceedings of SPIE (October 13 2011)
Formation and verification of a 90-nm contact lumped model
Proceedings of SPIE (December 06 2004)

Back to Top