Paper
27 October 2010 Fabrication method for chip-scale-vacuum-packages based on a chip-to-wafer-process
J. Bauer, D. Weiler, M. Ruß, J. Heß, P. Yang, J. Voß, N, Arnold, H. Vogt
Author Affiliations +
Abstract
This paper introduces a simple vacuum packaging method which is based on a Chip-to-Wafer process. The MEMS-device is provided with an electroplated solder frame. A Si-lid with the same solder frame is mounted on each die of the wafer using a flip chip process. The same materials for lid and substrate are used in order to reduce the mechanical stress due to the same thermal coefficients of expansion. The resulting cavity between die and lid can be evacuated and hermetically sealed with an eutectic soldering process. The feasibility of the method is demonstrated with an infrared focal plane array (IR-FPA). In this case, the Si-lid acts as an optical window and contains an anti reflective layer for the 8-14 μm wavelength area on both sides. The long-term vacuum stability is supported by a getter film inside the package. This method simplifies the sawing process and has the additional cost benefit that it is possible to package only known good dies.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. Bauer, D. Weiler, M. Ruß, J. Heß, P. Yang, J. Voß, N, Arnold, and H. Vogt "Fabrication method for chip-scale-vacuum-packages based on a chip-to-wafer-process", Proc. SPIE 7834, Electro-Optical and Infrared Systems: Technology and Applications VII, 78340S (27 October 2010); https://doi.org/10.1117/12.865019
Lens.org Logo
CITATIONS
Cited by 5 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Tin

Bolometers

Infrared bolometers

Infrared radiation

Packaging

Reflectivity

Back to Top