It is known that Inverse Lithography Technology (ILT) is the key to enable the semiconductor industry to move forward beyond 3nm node driven by design density and process window improvements. The test patterns used for recipe development play a critical role in achieving optimized ILT masks in terms of mask-friendliness, OPC convergence or multi-structure common focus range. The traditional way of test pattern selection is usually a clip-level manual search by considering of design rules, which inevitably may cause lack of critical design representations. In this paper, we introduce Mentor Graphics’ Calibre SONR, a Machine Learning (ML) method to implement design layouts clustering and automatic pattern selections for ILT recipe tuning on a full-chip level. It is shown that SONR enables comprehensive coverage of the layout complicity and hence improves the robustness in the real full chip run. In addition, it improves productivity for recipe tuning without suffering any loss in the wafer performance by simulation in terms of EPE convergence, PVBand and common DOF.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.