KEYWORDS: Visualization, Sensors, High dynamic range imaging, Video, Commercial off the shelf technology, Image quality, Thermography, Image sensors, Analog electronics, Databases
The revolution in commercial PC video graphics hardware continues to converge on the territory previously dominated by the “big iron” image generator systems of the past three decades. PC video graphics chip designers have made great strides in feature sets, including: register combiners, on-chip anti-aliasing, programmable vertex and pixel shaders, and high dynamic range (HDR) pixel-processing pipelines. This paper will illustrate how these advanced features and commercial programmable post-processing hardware have been combined to achieve the previously unattainable goal of delivering the high-quality, 16-bit precision rendering tools required to meet today's hardware-in-the-loop and human-in-the-loop scene generation demands.
Stressing requirements for real-time hardware-in-the-loop scene generation include high performance and high precision. Scene generation frame rates in excess of 100 Hz are common to stimulate fast frame rate sensors. In addition, high bit precision requirements from 12 bits to 24 bits for rendered imagery depend on sensor dynamic ranges and projector capabilities. Until recently, the use of PC-based graphics hardware was unsuitable for high-end scene generation because of the inability of meeting these requirements. However, PC graphics chip technology has evolved to a level where these requirements can now be satisfied. The latest generation of PC graphics chips can perform computations with 32-bit floating-point precision per color component throughout the entire graphics pipeline. This high precision coupled with the flexibility of programmable graphics allows for targeted rendering algorithms specifically designed for various types of sensors including visual, infrared, and ladar. Graphics performance also has increased with each successive chip generation. Integration of this technology into a commercially available scalar multi-chip system with frame synchronization provides a solution with the highest performance possible on a PC-based platform. By partitioning the rendering of a frame among each synchronized system unit, the frame rate performance can be increased to meet the sensor requirements.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.