Design tools should take manufacturing foibles into account, on this everyone agrees. But specifically, which DFM issues should IC design software take into account, and how should they be conveyed from the fab to the design tools? Here we examine an approach that expresses four of the most pressing DFM concerns - point defect densities, via yield, lithographic process windows, and cell yield - in a way design tools can easily understand. We show these data types can be combined, they can be read quickly, and that they allow designs to be analyzed (and potentially optimized) with speeds commensurate with other existing algorithms that run on large designs. The major concern that remains is getting useful DFM data from the manufacturing firms. Without this, for example, IC design tools cannot trade off one effect against another.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.