Dr. Tao Yin Profile

Dr. Tao Yin

at Cornell Univ

SPIE Involvement:

Author

Publications (2)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 25 October 2004 Paper

Photonic VLSI for on-chip computing architectures

Alyssa Apsel, Tao Yin, Anand Pappu

Proceedings Volume 5597, (2004) https://doi.org/10.1117/12.571545

KEYWORDS: Waveguides, Receivers, Optical interconnects, Photodetectors, Phototransistors, Electronics, Very large scale integration, Optoelectronics, Interfaces, Sensors

Read Abstract +

In this paper, we demonstrate the feasibility of using on-chip optoelectronics within VLSI systems to address a wide range of signal distribution issues by examining the following fundamental question: how can we transmit information from one source to many destinations while minimizing propagation delay, skew, jitter, and noise in a way that is compatible with low-cost manufacturing and CMOS circuits? Example systems with such information distribution requirements include banked arrayable memories such as a DRAM or a dense imager with scanned high speed readout, or a clock distribution system. In all instances individual lines are typically connnected to thousands of gates, slowing cell access times and generating skew. We demonstrate how the use of on-chip photonics within VLSI systems can reduce delays introduced by electrical wires in system-on-a-chip interconnects, busses, caches, and control lines at distances shorter than one meter and as short as a few millimeters. We also describe and demonstrate how a simple on-chip optoelectronic system addressing these problems can be realized at low cost, with monolithic photodetectors and on-chip waveguides in a commercial CMOS process, benefiting both ultra-short and one meter link architectures. This unexplored signal distribution architecture promises high optical to electrical efficiency, low noise, and the benefits of monolithic photodetection not previously achieved in existing approaches.

Proceedings Article | 1 July 2004 Paper

Optical interconnects in commercial BiCMOS

Tao Yin, Alyssa Apsel, Anand Pappu, Chak Reungsinpinya, Aaditya Khimani

Proceedings Volume 5357, (2004) https://doi.org/10.1117/12.529351

KEYWORDS: Waveguides, Phototransistors, Optical interconnects, Absorption, Silicon, Heterojunctions, Photodetectors, External quantum efficiency, Wave propagation, Waveguide modes

Read Abstract +

In this work, we demonstrated a practical means to construct wafer-level optical interconnects in commercial BiCMOS electronics. Through modifying the layout and design of commercially available SiGe Heterojunction Bipolar Transistors (HBT) through MOSIS^TM foundry, we obtained high performance SiGe Heterojunction Phototransistors (HPT) that utilize the SiGe Base and Collector junction for photo-detection and the transistor action for the amplified photocurrent. Responsivities of 2.4A/W and 0.2A/W were achieved for the phototransistor detecting light of 850nm and 1060nm, respectively. The external quantum efficiency of 350% was obtained. The photocurrent gain was shown to be 78. Furthermore, we investigated the integration of optical waveguides and elements with the SiGe commercial platform to demonstrate an effective approach of the wafer-level optical interconnects. The leaky-mode waveguide routed on the chip surface can couple the light laterally from the input fiber to the buried photodetection region. A 20% coupling efficiency is obtained in the SiGe layer, and provides a response about 40 times higher than that of the vertical illumination. The integrated on-chip waveguides and photodetectors in the commercial platform offer efficient optical-to-electrical conversion and a low-loss routing scheme useful for on-chip computational architectures.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years