A front-end design of an ASIC that implements calibration and correction for IRFPA non-uniformity is presented. An
algorithm suitable for ASIC implementation is introduced, and one kind of architecture that implements this algorithm
has been designed. We map the architecture to TSMC 0.25um process. After evaluating the chip area and operation
speed, we confirm that this architect will also be effective when the FPA scale in enlarged to 1Kby1K. Finally the flow of
circuit implementation and method of verification are introduced briefly.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.