Machine learning (ML) based compact device modeling provides the opportunity for process-aware device modeling and thus process-aware circuit simulation. In contrast, incorporating semiconductor manufacturing parameters into compact models (CM) and subsequent circuit simulations using pure physics-based CM is difficult. We demonstrate process-aware circuit simulation where the effect of plasma treatment and thermal annealing can be directly reflected on the circuit output in SPICE transient simulation. The Verilog-A model input is V, frequency(f), area(A), and process conditions, i.e., plasma surface treatment (PST) and post-metal annealing (PMA). The MOSCAP capacitance-voltage (CV) characteristics under illumination are described by ML compact models.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.