Presentation + Paper
28 September 2023 New patterned silicon wafer shape metrology system
Author Affiliations +
Abstract
On-product overlay (OPO), with its continually shrinking overlay budget, remains a constraint in the continued effort at increasing device yield. Overlay metrology capability currently lags the need for improved overlay control, especially for multi-patterning applications. The free form shape of the silicon wafer is critical for process monitoring and is usually controlled through bow and warp measurements during the process flow. As the OPO budget shrinks, non-lithography process induced stress causing in plane distortions (IPD) becomes a more dominant contributor to the shrinking overlay budget. To estimate the wafer process induced IPD parameters after cucking the wafer inside the lithographic scanner, a high-resolution measurement of the freeform wafer shape of the unclamped wafer is needed. The free form wafer shape can then be used in a feed-forward prediction algorithm to predict both intra field and intra die distortions, as has been published by ASML, to minimize the need for alignment marks on the die and wafer and allows for overlay to be performed at any lithography layer. Up until now, the semiconductor industry has been using Coherent Gradient Sensing (CGS) interferometry or Fizeau interferometry to generate the wave front phase from the reflecting wafer surface. The wave front phase is then used to calculate the slope which again generates a shape map of the silicon wafer. However, these techniques have only been available for 300mm wafers. In this paper we introduce Wave Front Phase Imaging (WFPI), a new technique that can measure the free form wafer shape of a patterned silicon wafer using only the intensity of the reflected light. In the WFPI system, the wafer is held vertically to avoid the effects of gravity during measurements. The wave front phase is then measured by acquiring only the 2- dimensional intensity distribution of the reflected non-coherent light at two or more distances along the optical path using a standard, low noise, CMOS sensor. This method allows for very high data acquisition speed, equal to the camera’s shutter time, and a high number of data points with the same number of pixels as available in the digital imaging sensor. In the measurements presented in this paper, we acquired 7.3 million data points on a full 200mm patterned silicon wafer with a lateral resolution of 65μm. The same system presented can also acquire data on a 300mm silicon wafer in which case 16.3 million data points with the same 65μm spatial resolution were collected.
Conference Presentation
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kiril Ivanov Kurtev, Juan M. Trujillo-Sevilla, Guillermo Castro Luis, Miguel Jiméneza, Rubén Abrante, José Manuel Ramos-Rodríguez, and Jan O. Gaudestad "New patterned silicon wafer shape metrology system", Proc. SPIE 12665, Novel Optical Systems, Methods, and Applications XXVI, 126650A (28 September 2023); https://doi.org/10.1117/12.2678349
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Silicon

Data acquisition

Reflection

Wavefronts

Cameras

Image sensors

Back to Top