Patterning process study for 30nm hole

Kilyoung Lee; Cheolkyu Bok; Jaeheon Kim; Byounghoon Lee; Jongsik Bang; Hyunkyung Shim; Sungjin Kim; James Moon; Donggyu Yim; Sung-Ki Park

doi:10.1117/12.880906

15 April 2011 Patterning process study for 30nm hole

Kilyoung Lee, Cheolkyu Bok, Jaeheon Kim, Byounghoon Lee, Jongsik Bang, Hyunkyung Shim, Sungjin Kim, James Moon, Donggyu Yim, Sung-Ki Park

Author Affiliations +

Proceedings Volume 7972, Advances in Resist Materials and Processing Technology XXVIII; 79720P (2011) https://doi.org/10.1117/12.880906
Event: SPIE Advanced Lithography, 2011, San Jose, California, United States

Abstract

In order to continue scaling down the feature sizes of the devices until extreme ultraviolet lithography (EUVL) reaches to production capability, the alternative methods such as double patterning technology (DPT) and spacer patterning technology (SPT) are applied for half pitch (hp) 2x~3x nm line / space imaging. In the storage node of DRAM, both stable hole patterning and high dielectric constant (ε) material development are key factors to secure the capacitance. In terms of hole patterning, we anticipate that hp 4x nm hole will be possible with combination of vertical and horizontal lines. However, the patterning process for hp 3x nm hole has to find a solution in trade-off relationship between process stability, complexity and cost of ownership (CoO) until EUVL is accomplished. In this paper, we will demonstrate 3x nm hole patterning process using double patterning technology combined with negative tone development (NTD). Contrary to general method (positive tone development with dark field mask) for hole patterning, intention to use NTD with bright field mask will first be discussed. Evaluation and analysis of the simulated and experimental results will be discussed for block CD uniformity improvement. In addition to patterning, overlay performance will be tested through NXT 1950i to confirm DPT process feasibility. Finally, process integrations including etch process will be demonstrated.

Citation Download Citation

Kilyoung Lee, Cheolkyu Bok, Jaeheon Kim, Byounghoon Lee, Jongsik Bang, Hyunkyung Shim, Sungjin Kim, James Moon, Donggyu Yim, and Sung-Ki Park "Patterning process study for 30nm hole", Proc. SPIE 7972, Advances in Resist Materials and Processing Technology XXVIII, 79720P (15 April 2011); https://doi.org/10.1117/12.880906

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available